CPU cache

Results: 1614



#Item
91Cache / CPU cache / Cache algorithms / Web cache / Content delivery network / A* search algorithm / Centrality

FairCache: Introducing Fairness to ICN Caching 1 University Liang Wang1 of Cambridge, UK

Add to Reading List

Source URL: www.eecs.qmul.ac.uk

Language: English - Date: 2016-07-27 12:13:34
92Compiler optimizations / Cache / Computer memory / Computer architecture / CPU cache / Central processing unit / For loop / Infinite loop

TACO0903-20 ACM-TRANSACTION September 14, 2012

Add to Reading List

Source URL: www.des.udc.es

Language: English - Date: 2014-06-30 07:11:02
93Central processing unit / Stack machines / Microprocessors / Parallel computing / Transputer / Computer architecture / Processor register / CPU cache / IDL / Instruction set

T9000 - superscalar transputer Richard Forsyth Bob Krysiak Roger Shepherd INrvl0S Limited - SGS-Thomson Microelectronics

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-27 22:44:50
94Central processing unit / Computer memory / Cache / Programming languages / CPU cache / Sparse matrix / Processor register / Fortran / Data

Lecture 4: Modeling Sparse Matrix-Vector Multiply William Gropp www.cs.illinois.edu/~wgropp Sustained Memory Bandwidth

Add to Reading List

Source URL: wgropp.cs.illinois.edu

Language: English - Date: 2015-01-15 10:20:20
95Cache / CPU cache / Peer-to-peer / Hypertext Transfer Protocol / P2P caching / Windows Azure Caching

Corelli: A Peer-to-Peer Dynamic Replication Service for Supporting Latency-Dependent Content in Community Networks Gareth Tysona, Andreas Mauthea, Sebastian Kauneb, Mu Mua and Thomas Plagemannc a Computing Department, In

Add to Reading List

Source URL: www.eecs.qmul.ac.uk

Language: English - Date: 2008-10-24 07:34:28
96Relational database management systems / CPU cache / Cache / Central processing unit / Computer memory / IBM Informix / Paging

Optimizer Plans, Directives, and SQL Tracing OPTCOMPIND DIRECTIVES EXT_DIRECTIVES11 OPT_GOAL IFX_FOLDVIEW10

Add to Reading List

Source URL: www.iiug.org

Language: English - Date: 2011-06-16 23:04:38
97Computer memory / System on a chip / Embedded microprocessors / Instruction set architectures / Integrated circuits / Application-specific integrated circuit / ARC / Random-access memory / CPU cache / Cell

MG_Boilerplate10-WP3b arial

Add to Reading List

Source URL: www.avant-tek.com

Language: English - Date: 2014-07-31 22:34:01
98Parallel computing / ARM architecture / Computer architecture / Computer memory / Microprocessors / CPU cache / ARM Cortex-A15 / Multi-core processor / ARM Cortex-A7 / Cache / Xeon / AMD 10h

Evaluating the Isolation Effect of Cache Partitioning on COTS Multicore Platforms Heechul Yun, Prathap Kumar Valsan University of Kansas {heechul.yun, prathap.kumarvalsan}@ku.edu DRAM bank parallelism—and intend to fin

Add to Reading List

Source URL: www.mpi-sws.org

Language: English - Date: 2016-07-14 16:23:27
99Virtual memory / Memory management / Computer memory / Computer architecture / Cache / CPU cache / Paging / Page table / Random-access memory / Memory management unit / Page fault / Mmap

“Anti-Caching”-based Elastic Memory Management for Big Data Hao Zhang # , Gang Chen †‡ , Beng Chin Ooi # , Weng-Fai Wong # Shensen Wu †‡ , Yubin Xia ∗ # †

Add to Reading List

Source URL: www.comp.nus.edu.sg

Language: English - Date: 2014-12-02 06:59:06
100Cache / Central processing unit / Computer architecture / Computer memory / CPU cache / Virtual memory / Cache algorithms / Thrashing / DSBC / Memory hierarchy / Microarchitecture / Draft:Cache memory

Reducing Capacity and Conflict Misses using Set Saturation Levels Dyer Rol´an, Basilio B. Fraguela and Ram´on Doallo Grupo de Arquitectura de Computadores Departamento de Electr´onica e Sistemas Universidade da Coru˜

Add to Reading List

Source URL: www.des.udc.es

Language: English - Date: 2011-06-03 07:07:22
UPDATE